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Silicon nanocrystals (Si Ncs) based devices attract a strong interest thanks to their potential 
application in microelectronic and opto-electronic domains [1]. Si Ncs help to overcome downscaling 
limitations of the standard floating gate used in non-volatile memory devices [2-3]. In particular, the 
use of a multi-node charge storage provided by a Si Ncs array is beneficial to get improved retention 
and programming at lower voltage [4]. Because a strong correlation exists between structural 
characteristics and electrical properties of nanomaterials, an accurate control of the synthesis 
process in relation with the Ncs characteristics such as size, density and organization is necessary 
for their development. 
2D array of Si Ncs embedded in thin SiO2 layer with controlled size, density and depth have been 
demonstrated for different techniques like CVD [5], MBE and Ion Beam Synthesis (IBS) [6].  In 
particular, in the past decade, operating non-volatile memory and optoelectronic devices have been 
fabricated by the Ultra-low energy (ULE)-IBS followed by thermal annealing [6, 7]. Downscaling, i.e. 
reducing the effect of fluctuations while the number of Ncs involved in the device becomes small 
requires that the localization of the Ncs within the plane should be precisely controlled [8].  
For this purpose, we investigated for the first time the capabilities of combining Si NCs fabrication 
methods like e-beam evaporation and ULE-IBS with block copolymers nanostructured masks (BC) 
[9]. These masks are 21 nm thick polystyrene films with a hexagonal array of vertical pores of 
diameter 17 nm. The mean distance between the pores is 33 nm (Fig. 1c and d) [9]. For the e-beam 
technique, Si or SiO are evaporated though the BC mask and after the removal of the BC, the Si 
dots are capped by a 10 nm SiO2 layer. For ULE-IBS  1 keV Si+ implantations with a fluence of 
1x1016 cm-2 are realized through the BC mask synthesized on a 15 nm thick SiO2 layer thermally 
grown on a (100) Si p-type wafers. In both cases a final thermal treatment under N2 is added to form 
the Si Ncs.  
Energy filtered transmition electron microscopy of the Si plasmon signal (EFTEM) was used to 
visualize the position of the nanoparticles within the plane they form and therefore to determine 
precisely their characteristics (size, morphology, density and distribution). This chemical method 
allows the imaging of all the Ncs independently of their crystalline state [10]. Plan-view (Fig.1a and 
e) and cross-section (Fig.1b) configurations were considered. 
Thanks to the quantitative analysis of the filtered images, we propose to demonstrate our ability 
to organize Si Ncs at the nanometer level (Fig. 1e and Fig. 2). We will also show how the Si Ncs 
fabrication method influences the organization of the Ncs within the hexagonal array. In particular, 
Si and SiO e-beam evaporations will be compared. Moreover, fluence and size of the BC pores will 
be considered for the case of the ULE-IBS method.  
The association of ULE-IBS or e-beam evaporation with BC template is a low cost and high 
throughput approach for in plane organisation over large areas of Si Ncs embedded in SiO2 layer. 
Moreover, quantitative data provided by EFTEM analyses combined with other indirect analyses like 
electrical measurements is a powerful tool to support the development of future devices but also the 
validation of models [11-12]. 
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Figure 1.  EFTEM images of ULE-IBS prepared samples without BC mask a) plan-view and b) cross-section 
and through the BC mask e) plan-view. c) SEM image of the BC mask and d) the corresponding pore 
diameter distribution. f) HRTEM image of crystalline nanoparticles.  
 
 
 
Figure 2. EFTEM image of a ULE-IBS prepared sample through the BC a) plan-view, b) binarisation of image 
a) for image analysis, c) Characteristics of the Ncs population deduced from the image analysis. Roundness = 
4Pi*Area/Perimeter2. 
